Sound Open Firmware
Loading...
Searching...
No Matches
xtensa.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: BSD-3-Clause
2
*
3
* Copyright(c) 2018 Intel Corporation. All rights reserved.
4
*
5
* Author: Liam Girdwood <liam.r.girdwood@linux.intel.com>
6
* Keyon Jie <yang.jie@linux.intel.com>
7
*/
8
15
16
#ifndef __IPC_XTENSA_H__
17
#define __IPC_XTENSA_H__
18
19
#include <
ipc/header.h
>
20
#include <stdint.h>
21
22
/*
23
* Architecture specific debug
24
*/
25
26
#define ARCHITECTURE_ID 0x1
27
28
/* Xtensa Firmware Oops data */
29
struct
sof_ipc_dsp_oops_xtensa
{
30
struct
sof_ipc_dsp_oops_arch_hdr
arch_hdr
;
31
struct
sof_ipc_dsp_oops_plat_hdr
plat_hdr
;
32
uint32_t
exccause
;
33
uint32_t
excvaddr
;
34
uint32_t
ps
;
35
uint32_t
epc1
;
36
uint32_t
epc2
;
37
uint32_t
epc3
;
38
uint32_t
epc4
;
39
uint32_t
epc5
;
40
uint32_t
epc6
;
41
uint32_t
epc7
;
42
uint32_t
eps2
;
43
uint32_t
eps3
;
44
uint32_t
eps4
;
45
uint32_t
eps5
;
46
uint32_t
eps6
;
47
uint32_t
eps7
;
48
uint32_t
depc
;
49
uint32_t
intenable
;
50
uint32_t
interrupt
;
51
uint32_t
sar
;
52
uint32_t
debugcause
;
53
uint32_t
windowbase
;
54
uint32_t
windowstart
;
55
uint32_t
excsave1
;
56
uint32_t
ar
[];
57
} __attribute__((packed, aligned(4)));
58
59
#endif
/* __IPC_XTENSA_H__ */
header.h
IPC command header.
sof_ipc_dsp_oops_arch_hdr
OOPS header architecture specific data.
Definition
header.h:387
sof_ipc_dsp_oops_plat_hdr
OOPS header platform specific data.
Definition
header.h:395
sof_ipc_dsp_oops_xtensa
Definition
xtensa.h:29
sof_ipc_dsp_oops_xtensa::eps7
uint32_t eps7
Definition
xtensa.h:47
sof_ipc_dsp_oops_xtensa::windowbase
uint32_t windowbase
Definition
xtensa.h:53
sof_ipc_dsp_oops_xtensa::windowstart
uint32_t windowstart
Definition
xtensa.h:54
sof_ipc_dsp_oops_xtensa::eps4
uint32_t eps4
Definition
xtensa.h:44
sof_ipc_dsp_oops_xtensa::excvaddr
uint32_t excvaddr
Definition
xtensa.h:33
sof_ipc_dsp_oops_xtensa::epc6
uint32_t epc6
Definition
xtensa.h:40
sof_ipc_dsp_oops_xtensa::epc7
uint32_t epc7
Definition
xtensa.h:41
sof_ipc_dsp_oops_xtensa::interrupt
uint32_t interrupt
Definition
xtensa.h:50
sof_ipc_dsp_oops_xtensa::depc
uint32_t depc
Definition
xtensa.h:48
sof_ipc_dsp_oops_xtensa::ar
uint32_t ar[]
Definition
xtensa.h:56
sof_ipc_dsp_oops_xtensa::epc3
uint32_t epc3
Definition
xtensa.h:37
sof_ipc_dsp_oops_xtensa::epc1
uint32_t epc1
Definition
xtensa.h:35
sof_ipc_dsp_oops_xtensa::arch_hdr
struct sof_ipc_dsp_oops_arch_hdr arch_hdr
Definition
xtensa.h:30
sof_ipc_dsp_oops_xtensa::eps2
uint32_t eps2
Definition
xtensa.h:42
sof_ipc_dsp_oops_xtensa::debugcause
uint32_t debugcause
Definition
xtensa.h:52
sof_ipc_dsp_oops_xtensa::eps3
uint32_t eps3
Definition
xtensa.h:43
sof_ipc_dsp_oops_xtensa::ps
uint32_t ps
Definition
xtensa.h:34
sof_ipc_dsp_oops_xtensa::eps6
uint32_t eps6
Definition
xtensa.h:46
sof_ipc_dsp_oops_xtensa::exccause
uint32_t exccause
Definition
xtensa.h:32
sof_ipc_dsp_oops_xtensa::sar
uint32_t sar
Definition
xtensa.h:51
sof_ipc_dsp_oops_xtensa::epc2
uint32_t epc2
Definition
xtensa.h:36
sof_ipc_dsp_oops_xtensa::plat_hdr
struct sof_ipc_dsp_oops_plat_hdr plat_hdr
Definition
xtensa.h:31
sof_ipc_dsp_oops_xtensa::eps5
uint32_t eps5
Definition
xtensa.h:45
sof_ipc_dsp_oops_xtensa::intenable
uint32_t intenable
Definition
xtensa.h:49
sof_ipc_dsp_oops_xtensa::epc4
uint32_t epc4
Definition
xtensa.h:38
sof_ipc_dsp_oops_xtensa::excsave1
uint32_t excsave1
Definition
xtensa.h:55
sof_ipc_dsp_oops_xtensa::epc5
uint32_t epc5
Definition
xtensa.h:39
src
include
ipc
xtensa.h
Generated by
1.15.0