IPC definitions.
More...
Go to the source code of this file.
◆ SOF_DAI_INTEL_DMIC_NUM_CTRL
| #define SOF_DAI_INTEL_DMIC_NUM_CTRL 4 |
◆ SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_ES
| #define SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_ES BIT(7) |
◆ SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_IDLE_HIGH
| #define SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_IDLE_HIGH BIT(5) |
◆ SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_KA
| #define SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_KA BIT(3) |
◆ SOF_DAI_INTEL_SSP_CLKCTRL_FS_KA
| #define SOF_DAI_INTEL_SSP_CLKCTRL_FS_KA BIT(4) |
◆ SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_AON
| #define SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_AON BIT(8) |
◆ SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_ES
| #define SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_ES BIT(6) |
◆ SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_KA
| #define SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_KA BIT(2) |
◆ SOF_DAI_INTEL_SSP_FRAME_PULSE_WIDTH_MAX
| #define SOF_DAI_INTEL_SSP_FRAME_PULSE_WIDTH_MAX 38 |
◆ SOF_DAI_INTEL_SSP_MCLK_0_DISABLE
| #define SOF_DAI_INTEL_SSP_MCLK_0_DISABLE BIT(0) |
◆ SOF_DAI_INTEL_SSP_MCLK_1_DISABLE
| #define SOF_DAI_INTEL_SSP_MCLK_1_DISABLE BIT(1) |
◆ SOF_DAI_INTEL_SSP_QUIRK_LBM
| #define SOF_DAI_INTEL_SSP_QUIRK_LBM (1 << 6) |
◆ SOF_DAI_INTEL_SSP_QUIRK_MMRATF
| #define SOF_DAI_INTEL_SSP_QUIRK_MMRATF (1 << 3) |
◆ SOF_DAI_INTEL_SSP_QUIRK_PINTE
| #define SOF_DAI_INTEL_SSP_QUIRK_PINTE (1 << 1) |
◆ SOF_DAI_INTEL_SSP_QUIRK_PSPSRWFDFD
| #define SOF_DAI_INTEL_SSP_QUIRK_PSPSRWFDFD (1 << 5) |
◆ SOF_DAI_INTEL_SSP_QUIRK_PSPSTWFDFD
| #define SOF_DAI_INTEL_SSP_QUIRK_PSPSTWFDFD (1 << 4) |
◆ SOF_DAI_INTEL_SSP_QUIRK_SMTATF
| #define SOF_DAI_INTEL_SSP_QUIRK_SMTATF (1 << 2) |
◆ SOF_DAI_INTEL_SSP_QUIRK_TINTE
| #define SOF_DAI_INTEL_SSP_QUIRK_TINTE (1 << 0) |
◆ SOF_DAI_INTEL_SSP_SLOT_PADDING_MAX
| #define SOF_DAI_INTEL_SSP_SLOT_PADDING_MAX 31 |