|
Sound Open Firmware
|
IPC4 firmware registers in mailbox window 0 for host telemetry and status. More...


Go to the source code of this file.
Data Structures | |
| struct | ipc4_fw_status_reg |
| Firmware Status Register (FSR) located at offset 0x0 in Mailbox Window 0. More... | |
| struct | ipc4_fw_pwr_status |
| Firmware power and clock status register (offset 0x8 in Mailbox Window 0). More... | |
| struct | ipc4_pipeline_registers |
| Pipeline DMA tracking registers in Mailbox Window 0. More... | |
| struct | ipc4_peak_volume_regs |
| Peak volume and meter registers for low-latency host inspection. More... | |
| struct | ipc4_llp_reading |
| Link Linear Position (LLP) and wallclock snapshot. More... | |
| struct | ipc4_llp_reading_extended |
| Extended Link Linear Position reading with total processed data bytes. More... | |
| struct | ipc4_llp_reading_slot |
| Mailbox Window 0 reading slot for a single gateway. More... | |
| union | ipc4_rom_info |
| ROM build, version, and load capability information. More... | |
| struct | ipc4_fw_registers |
| Mailbox Window 0 firmware register layout exposed to host driver. More... | |
Macros | |
| #define | IPC4_PV_MAX_SUPPORTED_CHANNELS 8 |
| Maximum audio channels supported in PeakVol telemetry registers. | |
| #define | IPC4_MAX_SUPPORTED_ADSP_CORES 8 |
| Maximum number of DSP cores supported in firmware register table. | |
| #define | IPC4_MAX_PIPELINE_REG_SLOTS 16 |
| Number of pipeline register slots in firmware register table. | |
| #define | IPC4_MAX_PEAK_VOL_REG_SLOTS 16 |
| Number of PeakVol register slots in firmware register table. | |
| #define | IPC4_MAX_LLP_GPDMA_READING_SLOTS 24 |
| Number of GPDMA LLP reading slots in firmware register table. | |
| #define | IPC4_MAX_LLP_SNDW_READING_SLOTS 16 |
| Number of Aggregated SoundWire reading slots in firmware register table. | |
| #define | IPC4_FW_REGS_ABI_VER 1 |
| Current ABI version of the Mailbox Window 0 FwRegisters layout. | |
Typedefs | |
| typedef uint32_t | ipc4_last_error |
| Last error code reported by ROM or Base FW. | |
IPC4 firmware registers in mailbox window 0 for host telemetry and status.
NOTE: This ABI uses bit fields and is non portable.
| #define IPC4_FW_REGS_ABI_VER 1 |
Current ABI version of the Mailbox Window 0 FwRegisters layout.
| #define IPC4_MAX_LLP_GPDMA_READING_SLOTS 24 |
Number of GPDMA LLP reading slots in firmware register table.
| #define IPC4_MAX_LLP_SNDW_READING_SLOTS 16 |
Number of Aggregated SoundWire reading slots in firmware register table.
| #define IPC4_MAX_PEAK_VOL_REG_SLOTS 16 |
Number of PeakVol register slots in firmware register table.
| #define IPC4_MAX_PIPELINE_REG_SLOTS 16 |
Number of pipeline register slots in firmware register table.
| #define IPC4_MAX_SUPPORTED_ADSP_CORES 8 |
Maximum number of DSP cores supported in firmware register table.
| #define IPC4_PV_MAX_SUPPORTED_CHANNELS 8 |
Maximum audio channels supported in PeakVol telemetry registers.